Fpga Embedded Design, Part 2 - Basic Fpga Training
Category: Tutorials
- views: 128
- date: 26 March 2026
- posted by: 0nelove

Fpga Embedded Design, Part 2 - Basic Fpga Training
Last updated 6/2020
Created by Eduardo Corpeño, Marissa Siliezar
MP4 | Video: h264, 1920x1080 | Audio: AAC, 44.1 KHz, 2 Ch
Level: Intermediate | Genre: eLearning | Language: English + subtitle | Duration: 59 Lectures ( 2h 44m ) | Size: 1.27 GB
Learn FPGA embedded application design starting with the basics and leaving with your own working hardware.
What you'll learn
✓ Build an FPGA embedded solution from the ground up using Altera/Intel FPGAs and software.
✓ Apply your Verilog knowledge to real applications with FPGAs.
Requirements
● Basic knowledge of Hardware Description languages like Verilog or VHDL is expected.
● You are not required to make any purchases, but an Altera/Intel DE0-CV board will come in handy if you want to follow along with the examples shown throughout the course.
Description
It's time to get your hands on an actual FPGA!
In this second part of the FPGA Embedded Design series, we'll get our hands on an actual FPGA to bring our designs to life.
We'll use an FPGA development board from Terasic. We'll program a Cyclone V FPGA from Altera/Intel, using their development suite Quartus Prime.
This course consists of two main parts
• Foundations of FPGAs, where we'll cover the essentials of FPGAs, how they work, what they can and cannot do.
• Hands-On Training, where we'll design some simple hardware and download it into an FPGA development board. No purchases are required for this second part, but it sure helps to have your own board to follow along, and keep on tinkering in the future with this new superpower.
What are you waiting for? Let's have some fun!!!
Who this course is for
■ Anyone who wants to learn FPGA design.
■ Developers curious about FPGA Design.
■ Embedded Engineers who want to learn about FPGAs.
■ This course is not for experienced embedded engineers specialized in FPGAs.
https://rapidgator.net/file/4bcca235df1109d687b29a4c3069d357/FPGA_Embedded_Design,_Part_2_-_Basic_FPGA_Training.part2.rar.html
https://rapidgator.net/file/18dbdfa5d3c51726ce60f373271c0bd2/FPGA_Embedded_Design,_Part_2_-_Basic_FPGA_Training.part1.rar.html
https://nitroflare.com/view/CABA6B323374A0B/FPGA_Embedded_Design%2C_Part_2_-_Basic_FPGA_Training.part2.rar
https://nitroflare.com/view/D46D10A49E7DB27/FPGA_Embedded_Design%2C_Part_2_-_Basic_FPGA_Training.part1.rar
https://rapidgator.net/file/18dbdfa5d3c51726ce60f373271c0bd2/FPGA_Embedded_Design,_Part_2_-_Basic_FPGA_Training.part1.rar.html
https://nitroflare.com/view/CABA6B323374A0B/FPGA_Embedded_Design%2C_Part_2_-_Basic_FPGA_Training.part2.rar
https://nitroflare.com/view/D46D10A49E7DB27/FPGA_Embedded_Design%2C_Part_2_-_Basic_FPGA_Training.part1.rar
We need your support!
Make a donation to help us stay online
Bitcoin (BTC)
bc1q08g9d22cxkawsjlf8etuek2pc9n2a3hs4cdrld
Bitcoin Cash (BCH)
qqvwexzhvgauxq2apgc4j0ewvcak6hh6lsnzmvtkem
Ethereum (ETH)
0xb55513D2c91A6e3c497621644ec99e206CDaf239
Litecoin (LTC)
ltc1qt6g2trfv9tjs4qj68sqc4uf0ukvc9jpnsyt59u
USDT (ERC20)
0xb55513D2c91A6e3c497621644ec99e206CDaf239
USDT (TRC20)
TYdPNrz7v1P9riWBWZ317oBgJueheGjATm
Information |
|||
![]() |
Users of GUESTS are not allowed to comment this publication. | ||









