• views: 218
• date: 27 May 2025
• posted by: voska89

What you'll learn
Principle of STA
Basics of stander cell library
Characters of clock in STA
Setup/hold timing analysis for same clock
Common used timing constraints
Timing analysis for same clock domain (synchronous path)
Timing analysis for different clock domain (asynchronous path)
Synthesis example using Design Compiler (including whole TCL script)
Requirements
Basic knowledge of digital fundamental
Description
Who this course is for
Senior undergraduate students of EE or higher
IC design/verification engineers with 0~2 year experience
Homepage

https://www.udemy.com/course/digital-icfpga-design-p4-sta-dc-synthesis/

   
   
   

Forex Trading

Crypto Trading. 20 USD Bonus after KYC

We need your support!
Make a donation to help us stay online
        
Bitcoin (BTC)
bc1q08g9d22cxkawsjlf8etuek2pc9n2a3hs4cdrld
	
Bitcoin Cash (BCH)
qqvwexzhvgauxq2apgc4j0ewvcak6hh6lsnzmvtkem

Ethereum (ETH)
0xb55513D2c91A6e3c497621644ec99e206CDaf239

Litecoin (LTC)
ltc1qt6g2trfv9tjs4qj68sqc4uf0ukvc9jpnsyt59u

USDT (ERC20)
0xb55513D2c91A6e3c497621644ec99e206CDaf239

USDT (TRC20)
TYdPNrz7v1P9riWBWZ317oBgJueheGjATm

0 1 2 3 4 5

| Print version |

	Information
		Users of GUESTS are not allowed to comment this publication.