Communication series P3 – AMBA AXI in Verilog
Category: Tutorials
- views: 198
- date: 31 December 2024
- posted by: voska89

Free Download Communication series P3 – AMBA AXI in Verilog
Published: 12/2024
Created by: Kumar Khandagle
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz, 2 Ch
Level: Beginner | Genre: eLearning | Language: English | Duration: 126 Lectures ( 9h 20m ) | Size: 3.26 GB
Step by Step Guide from Scratch
What you'll learn
Essential principles of AXI Stream, AXI Lite and AXI Full.
Implementation of AXI Stream, AXI Lite and AXI Full master and slave from scracth.
Implementation of AXI Burst modes in Verilog.
Implementation of AXIS Arbiter, AXIS FIFO and AXI Lite GPIO from scratch.
Requirements
Basics understanding of Verilog and Digital Electronics
Description
AXI (Advanced eXtensible Interface) is widely used in System-on-Chip (SoC) designs because it provides a highly efficient and flexible interconnect solution for complex systems.Master the essentials of the AXI protocol with our hands-on course, designed to provide in-depth knowledge of AXI fundamentals in Verilog. With 95% coding and only 5% theory, the focus is on practical, real-world skills. You will explore the signals of AXI Stream, AXI Lite, and AXI Full interfaces and build AXI Master and Slave components from scratch. Learn to implement various burst modes, verify AXI transactions using the AXI protocol checker, and design advanced components like AXI Stream FIFOs, arbiters, and AXI Lite GPIO modules. The course emphasizes coding practice while offering essential theoretical insights to strengthen your understanding of AXI's intricacies. Ideal for design and verification roles, this training equips you with the skills to excel in your career and confidently tackle challenging interviews. Whether you're a beginner or an experienced professional looking to sharpen your expertise, this course provides a comprehensive learning experience. In addition, you'll gain exposure to real-world applications of AXI in complex systems, enhancing your ability to design, debug, and verify AXI-based solutions. Enroll now to gain the knowledge and hands-on experience needed to master AXI in Verilog and take a significant step forward in your VLSI journey.
Who this course is for
A VLSI engineer is interested in constructing Custom AXI peripheral in Verilog for SoC.
Homepage:
https://www.udemy.com/course/communication-series-p3-amba-axi-in-verilog/DOWNLOAD NOW: Communication series P3 – AMBA AXI in Verilog
DOWNLOAD LINK
Rapidgator
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part4.rar.html
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part2.rar.html
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part1.rar.html
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part3.rar.html
Fikper
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part3.rar.html
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part4.rar.html
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part2.rar.html
avoqg.Communication.series.P3..AMBA.AXI.in.Verilog.part1.rar.html
No Password - Links are Interchangeable
We need your support!
Make a donation to help us stay online
Bitcoin (BTC)
bc1q08g9d22cxkawsjlf8etuek2pc9n2a3hs4cdrld
Bitcoin Cash (BCH)
qqvwexzhvgauxq2apgc4j0ewvcak6hh6lsnzmvtkem
Ethereum (ETH)
0xb55513D2c91A6e3c497621644ec99e206CDaf239
Litecoin (LTC)
ltc1qt6g2trfv9tjs4qj68sqc4uf0ukvc9jpnsyt59u
USDT (ERC20)
0xb55513D2c91A6e3c497621644ec99e206CDaf239
USDT (TRC20)
TYdPNrz7v1P9riWBWZ317oBgJueheGjATm
Information |
|||
![]() |
Users of GUESTS are not allowed to comment this publication. | ||









