PathWave Advanced Design System (ADS) 2027 Win x64

Free Download PathWave Advanced Design System (ADS) 2027 | 9.4 Gb
PathWave Advanced Design System (ADS) is an electronic design automation platform for engineers designing high-frequency and high-speed digital systems, ranging from individual amplifiers to complex RF modules and high-speed digital boards. It combines circuit, electromagnetic, electrothermal, high-speed digital, photonic, quantum, and power electronics simulation capabilities within an integrated design environment.
ADS provides schematic capture, layout, verification, circuit simulation, and electromagnetic analysis tools in one application. Its unified workflow allows engineers to characterize and optimize designs without repeatedly moving between separate design environments.
The platform also includes Python automation, GPU-assisted simulation capabilities, Design Cloud integration, and an MCP server for connecting compatible AI agents with ADS design-environment APIs.

Software Overview

Key Features

• Circuit simulation for high-frequency and high-speed electronic designs.
  
• Fast Envelope simulation with expanded frequency and power sampling controls.
  
• Support for L-UTSOI Version 102.9 and BSIMCMG model version 112.0.0.
  
• Electrothermal analysis with per-layer temperature and heat flux reporting.
  
• Parallel coordinates visualization for comparing multiple simulation variables.
  
• Python Editor improvements and expanded Python automation capabilities.
  
• Python page widgets that can be saved with DDS files.
  
• Design Cloud Python API support for retrieving submitted job IDs.
  
• Native bondwire support in the layout environment.
  
• Modernized design window preferences for layout, schematic, and symbol editors.
  
• Enhanced design synchronization and custom design command APIs.
  
• PCB via and pad filtering and multi-via property editing.
  
• RFPro electromagnetic simulation workflows.
  
• RFPro FEM Generation 3 available as a beta feature.
  
• GPU-accelerated sparse direct solving available as a beta feature for supported GPUs.
  
• RFPro Momentum support for additional temperature derating and vertical component port configurations.
  
• Support for 3D volume conductor modeling as a beta feature.
  
• MCP server support for selected ADS design workflows.
  
• Memory Designer support for generic PRBS patterns and Design Exploration Reports.
  
• System Designer support for MIPI, Ethernet, PCIe, USB, and related high-speed interfaces.
  
• SIPro/PIPro simulation accuracy improvements and package-emulation capabilities.
  
• Switching VRM support in PIPro PI-AC analyses.
  
• Sense line ports across PIPro analysis types.
  
• Chiplet 3D Interconnect Designer support for copper pillars, staggered vias, and TSV definitions.
  
• Surface roughness models for copper layers.
  
• ADS Layout and GDSII export for individual Chiplet components as a beta feature.
  
• Power integrity and signal integrity MCP tools for selected AI-assisted workflows.
  
• Photonic Designer stability and usability improvements.
  
• Magnetics Designer parasitic extraction improvements.
  
• Magnetics Designer licensing no longer requires the EMPRO_LICENSE_FILE environment variable.
  

What's New

• Fast Envelope simulations now provide additional controls for frequency and power samples and improved accuracy control.
  
• Fast Envelope can output memory kernels to assist with diagnosing unexpected or unrealistic simulation behavior.
  
• Order=0 is no longer available in Harmonic-Balance simulations and related variants.
  
• HeatWave supports per-thermal-layer heat flux summary reporting alongside temperature summaries.
  

• Parallel coordinates descriptions provide a compact visualization of relationships among multiple variables across simulation runs.
  
• Python Editor improvements include equation error display and direct cursor placement from the page.
  
• Python page widgets can be saved with DDS files.
  
• The pwdatatools Python library has been renamed to datatools, while compatibility with the former import name remains available with API changes documented in the release documentation.
  

• Native bondwires provide a new layout-based bondwire implementation.
  
• Design preferences use a tree-based interface with search and restore-from-default options.
  
• Automation mode can optionally use the full evaluator.
  
• Unit conversion handling was improved to reduce floating-point precision noise.
  
• Tuning now provides control over parameter increment and decrement precision.
  
• Ctrl + R rotation is supported for pin placement from Design Differences > Unplaced Components.
  
• Properties Window supports editing multiple PCB vias.
  
• Stacked PCB vias support rotation preferences.
  
• Separate PCB Via and PCB Pad filters were added to Navigator.
  
• OpenAccess was updated to 22.62p019.
  

• Introduces an MCP server for connecting compatible external AI agents to an active ADS session.
  
• AI clients can use the initial MCP implementation to interact with ADS design-environment APIs, execute Python code, and retrieve ADS documentation.
  

• The EM toolbar now provides a dropdown containing analyses available in the EM view.
  
• RFPro GUI adds OpenAccess 22.61 and 22.62 support.
  
• RFPro FEM includes improved G-S-G port modeling and a beta FEM Generation 3 workflow.
  
• The sparse direct GPU solver is available as a beta feature with supported GPU hardware.
  
• RFPro Momentum adds width-bias-dependent temperature derating and additional vertical component port configurations.
  
• The 3D volume conductor model is available as a beta feature.
  

• W3079E Memory Simulation Studio introduces a wizard-driven workflow for memory interface setup.
  
• Memory Designer adds generic PRBS pattern support and Design Exploration Reports.
  
• W3654B System Designer for MIPI supports M-PHY 3.0, 4.0, 5.0, and 6.0 specifications and C-PHY 2.1.
  
• System Designer for Ethernet supports the ADS Native Compliance Probe for IEEE 802.3 testing and COM 4.11.0.
  
• System Designer Series supports Infiniium 2026 for PCIe, USB, and Ethernet.
  
• Generic PRBS pattern support is available across Chiplet, PCIe, USB, Ethernet, and MIPI Designer Series components.
  

• Solderball capacitive coupling is supported in simulations.
  
• Generation 2 simulation engines provide improved mesh density distribution around critical nets.
  
• Package-emulation ports provide compact PEC plate representations for applicable package structures.
  
• Full-height conductor layers can be mapped in the substrate editor.
  
• Circular via anti-pads are automatically detected and parameterized.
  
• PIPro supports switching VRMs in PI-AC analyses and sense line ports across analysis types.
  
• A D-FF has been added to the power integrity palette.
  
• SIPro/PIPro MCP functionality includes skew optimization and fetch and execute_python tools.
  

• Copper pillars are supported in bump definitions.
  
• Staggered vias and Through Silicon Via definitions are supported.
  
• Teardrops can be generated automatically for routing connections beginning at pads.
  
• Surface roughness models can be assigned to copper layers.
  
• Individual component layouts can be exported to ADS Layout or GDSII as a beta feature.
  

• Fixed electrothermal dissipated power calculations for Verilog-A, UCM, and MINT devices.
  
• Fixed several Data Display Python equation, trace, complex data, and transform issues.
  
• Improved Design Cloud handling of encrypted library files and included subcircuit definitions.
  
• Improved Insert Pin behavior by automatically determining appropriate terminal types.
  
• Fixed several layout issues involving substrate actions, virtual layers, decimal display, and parameter handling.
  
• Fixed RFPro GUI graph detachment, substrate, Pcell, power port, and headless-node issues.
  
• Fixed RFPro FEM dielectric mapping issues.
  
• Fixed RFPro Momentum simulation termination, conductor override, resistance table, and 3D conductor model issues.
  
• Fixed HSD issues involving S-parameter ports, C-PHY results, waveform source files, Memory Designer, Ethernet AMI parameters, and PCIe compliance tests.
  
• Fixed parasitic extraction issues in Magnetics Designer.
  

System Requirements

Home Page

www.keysight.com

Product Information

• Software Name: PathWave Advanced Design System (ADS)
  
• Version:2027
  
• Architecture:x64
  
• Languages:english
  
• License type:Full Version
  
• File Size:9.4 Gb